공부중

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure모노톤 커패시터 스위칭 절차를 적용한 10비트 50MS/s SAR ADC 이전 글 : https://brush-up.tistory.com/244  SECTION IV.Measurement Results 더보기The prototype was fabricated using a one-poly–eight-metal (1P8M) 0.13-μm CMOS technology. The full micrograph and the zoomed-in view of the core are shown in Fig. 13. The total area of the chip is 0.93 mm × 1.03..

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure모노톤 커패시터 스위칭 절차를 적용한 10비트 50MS/s SAR ADC 이전 글 : https://brush-up.tistory.com/243  SECTION III.Implementation of Key Building Blocks더보기The fundamental building blocks of the proposed ADC are a S/H circuit, a dynamic comparator, SAR control logic, and a capacitor network. The design considerations of the building blocks are des..

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure모노톤 커패시터 스위칭 절차를 적용한 10비트 50MS/s SAR ADC 이전 글 : https://brush-up.tistory.com/242  SECTION II.ADC Architecture 더보기To achieve 10-bit accuracy, a fully differential architecture suppresses the substrate and supply noise and has good common-mode noise rejection. SAR ADCs usually use a binary-weighted capacitor array rather than a..

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure모노톤 커패시터 스위칭 절차를 적용한 10비트 50MS/s SAR ADC 0. 초록(Abstract)더보기Abstract:This paper presents a low-power 10-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching procedure. Compared to converters that use the conventional procedure, the average switching ene..

보호되어 있는 글입니다.

보호되어 있는 글입니다.